Technological Research and High Power Lasers for Semiconductor Processing

Dorel Toma Tokyo Electron Ltd. US Technology Development Center



Outline

- Introduction
 - Semi Industry Tokyo Electron (TEL) Business portfolio
- TEL Technological Development Strategy
- High Power Laser for Semi devices processing -Apps
 - CO_2 10.6 μ m Laser Spike Anneal
 - CO_2 9.4 μ m Dielectric Curing
- Summary

Electronic Business Food Chain CY2009 World Market




Tokyo Electron Corporate Profile

Established : November 11,1963

Employees : 10,204 (as of April 1, 2010)

Business Sectors



Semiconductor Production Equipment

Coater/Developer Thermal Processing System Cleaning System Imported Product MEMS

Plasma Etch System Single Wafer Deposition System Wafer Prober GCIB System

FPD Coater/Developer FPD Plasma Etch/Ash System Photovoltaic Cell Production Equipment

FY2010 Consolidated Net Sales: US \$4,186 Million


Conversion rate of 100yen/US\$ is used all through the presentation.




TEL Technological Development / Strategy



R&D Map




R&D Expenses as a Percentage of Net Sales



DT / 09.2010

Corporate R&D Organization




US TDC Missions / Approach

- Identify US New Technologies in early stage
- •Develop TEL New technologies initiated in US TEL entities
- Evaluate technical merit on F/S
- Transfer and assist P/D and Tool Development

Key points for success:


- F/S in appropriate places
- Process transfer gradually
- Infrastructure Place / Develop:
 - Close to the source
 - Careful personnel recruiting

US TDC Technology "Seeds"



New internal projects


Time-to-market for HVM Solutions (New Technology & New Tool)



Great efforts are needed to make 2020 HVM even with possible skipped steps and learning from past development experience.

2009/03/20

Square Of Success (SOS)*



Early technology engagement – less engineering effort




Semi Industry and R&D


- There is no real fundamental R&D in Semi Industry (except IBM and SAMSUNG)
- Most of development activities are started after F/S on large scale concept has been demonstrated.
- Industry is relying on Academia (in US -> SRC), Government Programs (Japan) or Development Consortia (SEMATECH; IMEC; LETI)

NOTE – Most of Consortia does not have fundamental R&D either

High Power Laser Applications in CMOS Fabrication











Absorption of Si : Temperature Dependence




ULK UV and IR Absorbance



UV absorption bands:


- 200 ~ 240nm: Si-O in not fully crosslinked environment
- 260 ~ 300nm: Si-Me
- < 190nm: aggressive crosslinking may lead to skin layer effect



IR absorption bands:

Si-O-Si and Si-O-C stretching modes

Cu: Normal Reflectance and Transmission




- No transmission at any wavelength.
- Strong absorption at UV range.

Laser Spike Annealing (LSA) Using 10.6 μm CO₂ Laser

Using <u>thermal effect</u> of radiation absorbed in doped Si substrate

- **Applications**
- Dopant activation
- NiSi Formation
- High-K/ Metal Gate
- Non-planar gate structure

LSA Thermal Processing Regimes





Potential FEOL Applications

LSA Insertion Points:

DT/09.2010

Device Flow Isolation Gate Ox Gate Formation S/D Extension & Halo SW Spacer Formation SMT Process **Deep S/D Implantation** S/D spike RTA Ni Silicidation **BEOL Process**






LSA System Architecture (1)

Commercial:5kW, 100µm x 1.25~4.4 cm

23


Single beam operation



- Long wavelength, p-polarized "line beam" incident on wafer at Brewster's angle to minimize pattern effects
- ◆ Wafer scanned under the beam, stage speed determines dwell time Scan speed:10~100 cm/sec
- Real-time peak temperature measurement in feedback loop to laser.

LSA System Architecture (2)

Dual beam operation




 Preheat beam heats wafer just enough for CO2 beam to couple into wafer, allowing low chuck temperature.

 Low temperature pyrometer allows closed loop temperature control to ~400°C.

Single Beam VS Dual Beam

Single beam operation


Dual beam operation



- Single beam configuration covers the high temperature (Short dwell time) regime.
- · Dual beam configuration covers the long dwell time and low temperature regimes



Merits of Brewster Angle Irradiation



- Long wavelength: >>length scale of devices and film thickness
- P-polarization and Brewster angle make cross-die absorptivity non-uniformity to ~ 1%.
- Temperature gradients: Minimal Pattern effects give uniform thermal stress
- Stress dissipation: Minimized thermal shock as a result of fast scanning
- Dwell time: Dwell time flexibility allows low wafer warpage for critical process steps

Advanced Dielectric Treatment Using 9.4 μm CO2 Laser

•Energy is <u>delivered specifically to SiCOH</u> film without damaging the underlayers and substrate.


•A laser sonication process where CO₂ laser-excited vibration in Si-O-Si backbone structure

•Major applications in Interconnect :


- Dielectric curing
- •Dry cleanning




Dielectric Curing Porogen Removal Mechanism



k2.0 PDEMS Curing Results



Optical Layout






Beam Profile

Original Laser Beam

Mode Quality (M²)	<1.2
Beam Diameter at 1/e² (mm)	12 ±1.5
Full-Angle Beam Divergence (mrad)	<1.5


- Power intensity reduction: from
 ~2000 W/cm² at the laser head to <10
 W/cm² at wafer plane.
- Multiple scanning beams are used for throughput improvement.



Beam At Wafer

E 1000i : - First pulsed fully sealed off CO2 laser with 1,000 W average and > 2,5 kW peak power.

Multi-segment Stitching



To compensate for lateral heat dissipation, a center-low edge-high heating profile is generated by stitching 6 or more spiral segments.

Summary

 Lack of fundamental R&D in Semi industry will impact next generations device development

- Academia and Top R&D Organizations will play a big role in keeping Moore's Law path on the right track
- High power lasers need in-depth evaluation before they can be adopted in CMOS applications
 - Coherent light can have significant advantages over other old technologies