


# ***Current Challenges of Semiconductor Technology in the Nanometric Generations***



Exploratory Workshop, Romanian R&D in Diaspora  
17 September 2007, Bucharest, Romania

Dr. Andreas Wild  
Director, Technology Solutions Organization EMEA

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.



## **Content**

- **Scaling**
- **More Moore**
  - Lithography
  - Transistor scaling
  - Interconnect
  - Power
- **More than Moore**
- **Manufacturing**
- **Conclusions**


Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.





# International Technology Roadmap for Semiconductors

2005




Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

2



## Scaling : Moore's Law

### Scaling: smaller features + larger wafers = diminishing cost



ITRS 2007 Edition: Affordable Cost per Function in 10 years

Packaged, 1/2 pitch 16nm


- Transistor in MPU : \$19n
- DRAM bit : \$1n

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

3



## Semiconductors Entering the Nanoscale




Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

4



## Scaling Improves Transistors, Enables Better Products



### Functionality to the Consumer means...

1. Longer battery life
2. Streaming video
3. Better phone graphics
4. Longer Phone Ranges
5. More memory for your digital camera
6. Faster, smaller portable computers
7. Laptops which won't burn your lap
8. ... Anything you can imagine...

Portable, Longer Lasting Electronics Which Do More Things!

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.


5





# International Technology Roadmap for Semiconductors

2005




Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

6



## Lithography

- 193nm still used
  - Immersion
  - Double exposure
  - Model-based OPC
  - Insolation





- EUV and eBeam still suffering of known problems

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

7




## MOS Transistor Scaling Challenges



**On chip in 10 years:  
275Gbit, 6B Transistors**

- Lateral scaling
  - \* Lithography
- Vertical scaling
  - \* Leakage : high-k dielectric
  - \* Gate material
- Performance enhancement
- Reliability
- Yield





Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

8



## Transport : SiGe, Parasitics : “Suitable Metal” NiSi Contacts on SiGe




Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.


9





## Transistor and Process Challenges



## Gate Leakage Control





**Materials to Study for Gate Dielectric Shown in RED**

**Materials to Study for Gate Electrode shown in RED**

**Good mid-gap metals, good N-channel metals, is P-channel still a problem ?**

Valence Band

Optimum

4.05

4.53

Optimum for NMOS

Conduction Band

Work Function (eV)

6.0

5.0

4.5

4.0

3.5

3.0

La, Ta, Zr, Hf, Ti, Zr, Nb, Mo, Ru, Rh, Pd, Ag, Cd, In, Sn, Sb, Te, I, Xe, Pt

La, Ta, Zr, Hf, Ti, Zr, Nb, Mo, Ru, Rh, Pd, Ag, Cd, In, Sn, Sb, Te, I, Xe, Pt

14

freescale™ semiconductor

**Mid Gap Metal : FDSOI for 32nm**

NiPt

32 nm

21 nm

Poly-Si

41.5 nm

47 nm

43 nm

46 nm

TiN

12 nm

HfSiON

16 nm

Box SiO<sub>2</sub>

Si

20 nm

0

0.2

0.4

0.6

0.8

1

0

0.2

0.4

0.6

0.8



1

15

freescale™ semiconductor



## Speed : Strain




Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

16




## Dual Gate Integration



FSL, IEDM 2002

Gate Last = no thermal budget issues

IEDM 2007





Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

17




## The Promise of the FinFET Architecture




- ❖ **FinFET integration showing :**
  - Single Gate
  - Multi Gates
  - Independent Gates
  - Midgap Metal Gate and undoped channel (FD) Devices
- ❖ **Calibrated circuit simulation show 34%  $F_{\text{max}}$  increase at 1.1v**
- ❖ **Enable new circuits and application beyond the planar devices**

## Dopant Fluctuations => Statistical Variation in IV



## Impact of Random Fluctuation on SRAM functionality (MASTAR Simulation)




Lower doping => less fluctuations

Freescal<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

20



## Scaling: Transistors and Interconnections



Freescal<sup>TM</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.


21



## Interconnect Scaling Challenges

7-11 Level Copper Interconnects

### Evolution of Technology Nodes



### On chip in 10 years:

- > 35km interconnect
- > 20 billion vias

### Challenges

- Performance (switching delay  $\sim RC$ )
  - \* Resistance :
    - Material : aluminium – copper – nanotubes ?
    - Cross section : deposition
  - \* Parasitic capacity : low-k dielectrics
- Reliability
  - \* cleaning
  - \* enhancement – barrier layers



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

22




## Interconnect Scaling Challenges

Resistance




Capacity




- Restores and bonds to dielectric Shields.
- Bonds to barrier

Cleaning



Capping



Reliability, Yield

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.



"Sixty percent of fab-related (yield) problems are related to cleans, and another twelve percent to etching steps,"


Wide range of potential wafer cleaning technologies for robust volume production requirements at the 45nm node and below:


- incumbent : the ubiquitous RCA clean technique and its derivatives
- Shock tube-enhanced laser-induced plasma (LIP) shockwaves for sub-50 nm nanoparticle removal. This approach confines LIP beams to specially engineered "shock tubes" to increase the cleaning power of shock waves.
- Ionized molecular-activated coherent technology, which employs a charged solution of ammonia in water to form clusters that attract particles at the molecular level, without damaging the wafer surface.
- Particles removal by forming nanoscale bubbles to absorb the contaminants
- etc....

2007 Surface Preparation and Cleaning Conference, organized by SEMATECH

## Power

➤ Power dissipation already induced major changes in technology choice (MOS versus bipolar, CMOS versus NMOS)







Improvement of Classical CMOS

- Ultrathin SOI
- Strained Si
- High k
- Low k



Non Classical CMOS

- RF interconnect
- Multigate Tr
- 3D integration



Introduction of New Modules

- Optical Interc.
- Nano wire Tr
- Nanotube Tr





Beyond CMOS: New devices, new architectures

- Molecular device
- Spin device
- Molecular computing
- Quantum computing
- DNA computing
- Optical computing










<p><b>TOTAL DISCRETES : 6.7%</b></p> <p><b>Diodes</b></p> <ul style="list-style-type: none"> <li>Small Signal Diodes</li> <li>Zener Diodes</li> <li>Transient Protection Devices</li> <li>RF &amp; Microwave Diodes</li> </ul> <p><b>Small Signal Transistors</b></p> <ul style="list-style-type: none"> <li>Bipolar Small Signal Transistors</li> <li>Field Effect Transistors</li> <li>RF &amp; Microwave SS Transistors</li> </ul> <p><b>Power Transistors</b></p> <ul style="list-style-type: none"> <li><b>Bipolar &amp; Other Power Transistors</b></li> <li>RF &amp; Microwave Power Transistors</li> <li>RF &amp; Micro Pwr Transistor Modules</li> <li>Bipolar Gen Purpose Power Transistors</li> <li>Bipolar General Purpose PTR Modules</li> <li><b>MOSFET Power Transistors</b></li> <li>Field Effect Gen Purpose Transistors</li> <li>Field Effect Gen Purpose PTR Modules</li> <li><b>Insulated Gate Bipolar Transistors</b></li> <li>Insulated Gate BP Transistors (IGBT)</li> <li>Insulated Gate BP Transistor Modules</li> </ul> <p><b>Rectifiers</b></p> <ul style="list-style-type: none"> <li>Rectifiers, 0.5 - 3.0 Amps</li> <li>Rectifiers, 3.1 - 35 Amps</li> <li>Rectifiers, Above 35 Amps</li> </ul> <p><b>Thyristors</b></p> <ul style="list-style-type: none"> <li>Thyristors, 0 - 55 Amps</li> <li>Thyristors, Above 55 Amps</li> </ul> <p><b>All Other Discretes</b></p>	<p><b>OPTOELECTRONICS : 6.4%</b></p> <ul style="list-style-type: none"> <li>Displays</li> <li>Lamps (22%)</li> <li>Couplers</li> <li>Image Sensors (43%)</li> <li>Other Optoelectronics</li> <li>Infrared</li> <li>Laser Pickup</li> <li>Laser Transmitter</li> </ul> <p><b>SENSORS &amp; ACTUATORS : 2.1%</b></p> <ul style="list-style-type: none"> <li>Temperature Sensors</li> <li>Pressure Sensors</li> <li>Acceleration &amp; Yaw Rate Sensors (16%)</li> <li>Magnetic Field Sensors (19%)</li> <li>Other Sensors</li> <li>Actuators (53%)</li> </ul> <p><b>TOTAL ANALOG : 14.4%</b></p> <p><b>Standard Linear (39%)</b></p> <ul style="list-style-type: none"> <li>Amplifiers</li> <li>Interface</li> <li>Voltage Regulators &amp; Ref (19%)</li> <li>Data Conversion Circuits</li> <li>Comparators</li> </ul> <p><b>Application Specific Analog (61%)</b></p> <ul style="list-style-type: none"> <li>Consumer</li> <li>Computer &amp; Peripherals</li> <li>Communication</li> <li>Automotive</li> <li>Multipurpose &amp; Other</li> </ul>	<p><b>TOTAL MOS MICRO : 21.4</b></p> <ul style="list-style-type: none"> <li>MOS MPU</li> <li>MOS MCU</li> <li>MOS DSP</li> </ul> <p><b>TOTAL LOGIC : 25.2</b></p> <p><b>Logic, Standard</b></p> <ul style="list-style-type: none"> <li>Digital Bipolar</li> <li>MOS General Purpose Logic</li> <li>MOS Gate Arrays</li> <li>MOS Standard Cells &amp; FPLDs</li> <li>MOS Display Drivers</li> </ul> <p><b>MOS Special Purpose Logic</b></p> <ul style="list-style-type: none"> <li>Consumer</li> <li>Computer &amp; Peripherals</li> <li>Communication</li> <li>Automotive</li> <li>Multipurpose &amp; Other</li> </ul> <p><b>TOTAL MOS MEMORY : 23.7</b></p> <ul style="list-style-type: none"> <li>MOS DRAM</li> <li>MOS SRAM</li> <li>Total Flash Memory</li> <li>MOS Mask PROM &amp; EPROM</li> <li>Total Other Memory</li> </ul>
---	---	--

Some Market Data

**2007 (this estimation) : \$253B**  
Reference: WSTS data



## SiP : RCP Process




**Die place onto carrier tape face down prior to encapsulation.**

**Mold frame removed, panel separated from carrier, ready to de-tape**


**Panel cross-section after build up process and bump applied**

**Process steps**


- Die placed face down on tape mounted carrier
- Non-compression encapsulant applied over die
- Low temperature cure of encapsulant & de-tape
- Panel buildup with dielectric and Cu redistribution
- Panel bumped after final dielectric layer applied



**Finished Singulated BGA's**  
Animated Build-up Process




### Some Market Data



More Moore : 79.1%  
 More Than Moore : 8.5%  
 Others (discretes, std analog) : 12.3%


2007 (this estimation) : \$253B  
 Reference: WSTS data



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.



### Wafer Production Capacity




- ITRS2007 assumes that CMOS scaling continues
- Historic cost trends (process equipment, factory) hard to maintain
- Older technologies remain in use longer than generally believed, they are the majority of existing capacity

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.



# Wafer Capacity





Production of silicon in millions of square meters

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.



# Searching for Solutions in the Periodic Table of Elements




Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.



## Scalable Transistor Architectures : Forever Planar ?


### Delay Comparison



UTB shows  
~30%  
faster delay

DG maintains  
~35%  
faster delay

UTB advantage  
disappears since  
 $T_{body,min}=5nm$




Double Gate, Ultra Thin Body transistors : excellent potential, if manufacturable...


### Or...Improved Power

$$Energy = C_{load} V_{DD}^2$$

- Match delay by adjusting  $V_{DD}$
- UTB consumes 45% less power
- DG consumes 60% less power



Need to detect sub-100nm defects in SOI wafers



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

38



## Conclusions

- **Scaling continues, driven by the economy of scale**
  - Mastering the rare events
- **More than Moore <10% of market and does not grow faster**
- **Manufacturing re-shapes the industry:**
  - Economical 300mm fab = 2.5ha (5 acres) clean space class 1 @ US\$ 3–10B
  - What about 450mm wafers ?
- **The industry will continue to concentrate**
- **Innovation requires 10-15 years to be used – is the pipeline filled ?**
- **Model for equipment development with decreasing number of fabs ?**

Ready for disruptive technology CHALLENGE :  
who can build the “pocket fab” ?



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006.

39



